


10/538440



10/538440




-1G.2



10/538440


4/12

FIG.4




10/538440


5/12



10/538440



3




10/538440 FROM DC/DC SECTION CONTROL CIRCUIT 35 8/12 80A S 3 5 O O TO NMOS 32 F16.8 8.4 a 84 P 08 8 4 <u>_</u> PERIOD GENERATING SECOND REFERENCE PERIOD GENERATING FIRST REFERENCE CIRCUIT CIRCUIT 80B & 3 <u>8</u>

9/12

. A.


10/538440

FIG. 9



10/12

FIG. 10



10/538440

FIG. 12

